10.02.2011
РОССИЙСКАЯ АКАДЕМИЯ НАУК

УРАЛЬСКОЕ ОТДЕЛЕНИЕ

ИНСТИТУТ ХИМИИ TBEPДОГО ТЕЛА
   
| | | | |
| | | | | |
 10.02.2011   Карта сайта     Language По-русски По-английски
Новые материалы
Экология
Электротехника и обработка материалов
Медицина
Статистика публикаций


10.02.2011

Programmable nanowire circuits for nanoprocessors





Journal name:

Nature

Volume:

470,

Pages:

240–244

Date published:

(10 February 2011)

DOI:

doi:10.1038/nature09749


Received


Accepted


Published online







A nanoprocessor constructed from intrinsically nanometre-scale building blocks is an essential component for controlling memory, nanosensors and other functions proposed for nanosystems assembled from the bottom up1, 2, 3. Important steps towards this goal over the past fifteen years include the realization of simple logic gates with individually assembled semiconductor nanowires and carbon nanotubes1, 4, 5, 6, 7, 8, but with only 16 devices or fewer and a single function for each circuit. Recently, logic circuits also have been demonstrated that use two or three elements of a one-dimensional memristor array9, although such passive devices without gain are difficult to cascade. These circuits fall short of the requirements for a scalable, multifunctional nanoprocessor10, 11 owing to challenges in materials, assembly and architecture on the nanoscale. Here we describe the design, fabrication and use of programmable and scalable logic tiles for nanoprocessors that surmount these hurdles. The tiles were built from programmable, non-volatile nanowire transistor arrays. Ge/Si core/shell nanowires12 coupled to designed dielectric shells yielded single-nanowire, non-volatile field-effect transistors (FETs) with uniform, programmable threshold voltages and the capability to drive cascaded elements. We developed an architecture to integrate the programmable nanowire FETs and define a logic tile consisting of two interconnected arrays with 496 functional configurable FET nodes in an area of ~960μm2. The logic tile was programmed and operated first as a full adder with a maximal voltage gain of ten and input–output voltage matching. Then we showed that the same logic tile can be reprogrammed and used to demonstrate full-subtractor, multiplexer, demultiplexer and clocked D-latch functions. These results represent a significant advance in the complexity and functionality of nanoelectronic circuits built from the bottom up with a tiled architecture that could be cascaded to realize fully integrated nanoprocessors with computing, memory and addressing capabilities.


ftp://mail.ihim.uran.ru/localfiles/nature09749.pdf





Дизайн и программирование N-Studio 
А Б В Г Д Е Ё Ж З И Й К Л М Н О П Р С Т У Ф Х Ц Ч Ш Щ Ъ Ы Ь Э Ю Я
  • Chen Wev   honorary member of ISSC science council

  • Harton Vladislav Vadim  honorary member of ISSC science council

  • Lichtenstain Alexandr Iosif  honorary member of ISSC science council

  • Novikov Dimirtii Leonid  honorary member of ISSC science council

  • Yakushev Mikhail Vasilii  honorary member of ISSC science council

  • © 2004-2024 ИХТТ УрО РАН
    беременность, мода, красота, здоровье, диеты, женский журнал, здоровье детей, здоровье ребенка, красота и здоровье, жизнь и здоровье, секреты красоты, воспитание ребенка рождение ребенка,пол ребенка,воспитание ребенка,ребенок дошкольного возраста, дети дошкольного возраста,грудной ребенок,обучение ребенка,родить ребенка,загадки для детей,здоровье ребенка,зачатие ребенка,второй ребенок,определение пола ребенка,будущий ребенок медицина, клиники и больницы, болезни, врач, лечение, доктор, наркология, спид, вич, алкоголизм православные знакомства, православный сайт творчeства, православные рассказы, плохие мысли, православные психологи рождение ребенка,пол ребенка,воспитание ребенка,ребенок дошкольного возраста, дети дошкольного возраста,грудной ребенок,обучение ребенка,родить ребенка,загадки для детей,здоровье ребенка,зачатие ребенка,второй ребенок,определение пола ребенка,будущий ребенок